Abstract. This paper presents a design-space exploration of the Galois/Counter Mode (GCM) algorithm with Advanced Encryption Standard (AES) as underlying block cipher for high throughput applications to combine data encryption and message authentication on FPGAs. Four different degrees of parallelism were implemented, namely a 128-, 64-, 32-and 16-bit wide data path calculating an output block in 1, 2, 4 and 8 clock cycles, respectively. Regarding the AES algorithm different SubBytes() and round architectures were evaluated against each other. For the multiplier required for GCM, two bit-parallel, a digit-serial and a hybrid architecture were evaluated. The different architectures were designed, implemented and tested on a Xilinx Virtex4-FX100 FPGA. All architectures support key lengths of 128, 192 and 256 bits and are equipped with a ready-to-use interface for real-world applications. A throughput of 15.3 Gb/s was reached. It pointed out that throughput rates for state-of-the-art communication channels can be achieved using reasonable hardware resources. The results comparing slice counts, RAM usage and speed are presented.
Introduction
The AES algorithm was published by NIST as FIPS-197 standard in 2001 [1] . For this algorithm, several modes of operation were proposed such as ECB, CBC, CFB, OFB and CTR [2] . These modes provide data encryption but no data authentication. Therefore, NIST proposed among others GCM as a mode of operation supporting authenticated encryption [3] . In this work, the GCM algorithm was implemented to be used in a cryptographic system. For this project the goal was to find an architecture with a reasonable trade off between speed, area utilization and IO-behavior instead of concentrating on achieving maximum throughput only.
Related Work
Regarding AES, several implementations for a broad range of applications are presented in [4, 5, 6] . Focusing on GCM, [7] proposes an ASIC implementation using a 0.13µm CMOS process reaching a throughput of 42.67 Gb/s. Several AES architectures and optimization criteria, as well as two different GCM multiplier architectures were implemented. In [8] , a GCM core using a 0.18µm process was designed reaching a throughput of 34.7 Gb/s. Furthermore, there exist a few implementations from industry [9, 10, 11] .
Algorithm Specification

Notation
Within this paper, a bit stream d 0 ...d i is grouped into bytes b 0 ...b j , where the MSBit is the bit with the lowest index according to Fig. 1 . The operation || refers to the concatenation of two bit streams. The exclusive or operation (XOR) is denoted as ⊕. The index * as in C * denotes a block which might be shorter than 128 bit. MSB i (C) refers to the i most significant bits of a block C. 
The Galois/Counter Mode (GCM)
GCM is a mode of operation for block ciphers that provides authenticated encryption by using universal hashing over a binary Galois field as can be seen in Fig. 2 . As inputs, the algorithm expects a secret key K of appropriate length for the underlying block cipher, a distinct initial vector IV, the plaintext P and some additional authenticated data AAD. As outputs, a ciphertext C and an authentication tag T are generated. P, C and AAD are grouped into 128-bit blocks
The constant H is obtained by encrypting a zero block under the given secret key. Note, that for GCM only the encryption algorithm (ENC) of the underlying block cipher is needed. The authenticated encryption operation is defined the following way: The GHASH function, which is mainly responsible for tag creation, is shown as follows, the indices u, v are denoting the missing bits to a full block of 128 bits:
For decryption, the ciphertext C and the plaintext P change their position in (1) except for tag creation.
GCM-AES Implementation
The presented hardware implementation of GCM-AES computes the encryption and the GCM authentication in parallel. The main parts of the combined encryption and authentication core are shown in Fig. 3 . The following restrictions have been specified: Input data is 128 bit aligned which is required for the cryptographic system. The sizes of additional authenticated data (AAD ) and plaintext (P ) are counted internally and do not need to be applied externally. Two status signals indicate whether loading of AAD or P is allowed. The length of the IV is restricted to 96 bits which is recommended for high throughput implementations [3] . Key changes and GCM-packet starts are possible in the same clock cycle. At key change, the configuration (Key size, Encryption/Decryption, AES/GCM-AES) of the core is configured as well. 
Hardware Platform
A PCIe XpressFX [12] evaluation board equipped with a Xilinx Virtex4-FX100 FPGA was used. There are 42176 slices and 376 block RAMs of 18Kb available on this device. The block RAMs in Xilinx Virtex4 FPGAs are clocked elements and behave like registers. In the following sections this feature is used extensively.
AES Round Architectures
An architecture which uses 14 pipelined AES rounds as shown in Fig. 3 was designed. The rounds operate concurrently without using inner pipelining to speed up the circuit at cost of latency as done in [4] . This was not necessary because the GCM multiplication mainly defined the critical path. Due to this architecture decision, all round keys need to be made available within each cycle and therefore have to be stored within a large register bank. In order to calculate one data block consuming the same amount of cycles as the GCM multiplier, four different implementations using different data path widths have been designed and evaluated. 32-bit data path. Figure 6 shows an architecture which uses four SubBytes() and one MixColumns() block, followed by six shift registers which delay the incoming bytes according to their usage within ShiftRows(). Note that there is no multiplexer needed to load the shift registers.
128-bit data path. This architecture requires 16 SubBytes() and four
16 bit data path. This architecture is similar to the previous one but only two SubBytes() blocks are required. Because MixColumns() processes 32-bits of input data, there is an additional 32-bit input register in front of MixColumns() to store two outputs of the SubBytes() blocks. 
SubBytes() Implementation
For AES, the main time and area critical part is the SubBytes() operation. It performs a byte substitution according to a substitution table called S-box. This table is created by taking the multiplicative inverse of each byte in the finite field GF(2 8 ), followed by an affine transformation over GF(2) [1] . Three different architectures for this operation were evaluated.
As a first approach, the substitution table can be precomputed and defined as a constant array which then is optimized by the synthesizer. In [5] was shown that the truth table of the S-Box is an almost perfect random number table which makes it very difficult to optimize its structure when using standard optimization algorithms.
In [13] , Rijmen showed a method to calculate the substitution values online using operations in the composite field GF((2 4 ) 2 ). The detailed architecture is described in [14] . Using that method, the area utilization could be decreased by 32% compared to lookup tables. For implementations on a Xilinx Virtex 4 FPGA the SBoxes can be stored in the dual-port block RAMs which are configured as ROMs. The dual-port capability halves the hardware requirements. If block RAMs are not a scarce resource for the given target application, this implementation results in a very fast circuit using no other FPGA resources. In addition, the output registers of the AES rounds (Fig. 4, 5, 6 ) can be removed due to the synchronous behavior of the block RAMs.
GCM Multiplier
GCM requires a multiplier for the finite field GF(2 128 ) which needs to be carefully designed to reach reasonable area utilization and performance. The multiplier uses the irreducible polynomial p(x) = x 128 + x 7 + x 2 + x + 1 to compute C = AB mod p(x) . In [15] , several implementation options for such a multiplier are proposed, including bit-parallel, digit-serial and hybrid multipliers.
Bit-Parallel implementations. An initial architecture was realized by designing a block which multiplies a 128 bit input by x in GF (2 128 ). This partial product generator was then instantiated 128 times and optimized using the synthesizer.
In a second architecture, the method proposed in [16] was implemented. The matrices and vectors defined in [16] needed to be precomputed and exported as VHDL files using MATLAB. The resulting circuit contains bitwise multiplication (AND Gates) and addition (XOR Gates).
Digit-Serial Implementation.
A digit-serial implementation was designed similar to the architecture proposed in [17] which can be seen in Fig. 7 . This multiplier calculates a multiplication in the field GF .. + q 0 with coefficients q i ∈ GF(2 n ) constructing the extension field GF((2 n ) m ), need to be found. In [18] , a method to derive the mentioned polynomials and two conversion functions map and map −1 between the composite field and the field GF(2 k ) was proposed. Using this method, a hybrid multiplier was created using eight cycles to create one output block as shown in Fig. 8 . Therefore, the composite field GF((2 16 ) 8 )
was constructed. The structure of the multiplier was proposed in [19] . 
The output of the register w 7 is multiplied with the coefficients q i ∈ GF(2 16 ) and fed back according to Fig. 8 . After eight cycles, the output can be read out of the registers w i . In GCM, one input of the multiplier is always the value H as described in (2), which changes only if the secret key changes. Therefore, within this architecture only one map circuit is needed.
Latency. Depending on the key size and the operation mode, a different number of cycles has to be waited after key change before the first AAD/P can be loaded provided that the start GCM-packet signal was applied simultaneously to the key change. Tab. 1 gives a summary of the number of wait cycles. This delay is not a real drawback because the key change occurs infrequently compared to the GCM-packet change. Pipelining of the key change would result in a complex control unit due to the reload of the core configuration at the key change. If operated correctly, at GCM-packet changes, no plaintext can be loaded for 3 + length(AAD)/128 cycles in GCM-AES mode. Assuming a GCM-packet contains 128 data blocks and one AAD block, this results in an overhead of 3 %. In AES-only mode, the plaintext can be loaded within each cycle. 
Results
The combined GCM-AES hardware was modeled in VHDL. The HDL modules were synthesized using Synplify Pro and then placed and routed using Xilinx ISE. For each architecture the result with the best throughput/slice ratio after P&R is listed in the tables. A golden model test and a long time test have been performed on the PCIe XpressFX evaluation board using on-board memory as stimuli and response storage. The results for the AES core without authentication are listed separately.
AES Core
The AES core implements the Counter mode. Key sizes of 128, 192 and 256 bits are supported. The architecture using block RAMs is very suitable and competitive for throughputs between 5 and 15 Gb/s at moderate clock frequencies as can be seen in Tab. 2 and Tab. 3. Nevertheless, the costs for block RAMs must not be neglected. For all presented architectures, the low latency enables fast key and counter changes. The slice count for the AES rounds using block RAMs is almost independent of the width of the data path. 
GCM-AES Core
For the 128-bit data path implementation the multiplier using the shifted polynomial basis led to a faster but larger design compared to the synthesizer optimized architecture. The hybrid multiplier pointed out to be larger and slower on a FPGA implementation than the digit-serial version. This was mainly caused by the generated polynomial R(x) used within the subfield multiplier which has eleven non-zero coefficients. (Note that the pentanomial used within the GCM algorithm has only five non-zero coefficients). Tab. 4 lists the results for the 128-bit, Tab. 5 for the 64-bit, Tab. 6 for the 32-bit and Tab. 7 for the 16-bit data path. Note that single architectures could be further optimized by improving the attributes and constraints set for synthesis and P&R individually. 
Conclusion
Different high-throughput architectures of the GCM-AES algorithm have been compared for their use in FPGAs. Two bit-parallel, a digit-serial and a hybrid multiplier were designed to perform multiplications in the field GF (2 128 ). Three different SubBytes() implementations were evaluated. All cores are equipped with a ready-to-use interface for real world applications and support 128-, 192-and 256-bit keys. The FPGA designs were tested on a Xilinx Virtex4-FX100.
An efficient GCM-AES core reached a throughput of 14.1 Gb/s using 13.2 kslices (31 % of Xilinx Virtex4-FX100) and 114 block RAMs (30 % of Xilinx Virtex4-FX100) running at 110 MHz. For fast FPGA implementations, the GCM multiplier was the limiting factor. The hybrid multiplier using the irreducible polynomial R(x) created within this work pointed out to perform worse than its digit-serial competitor.
